![[ICO]](/icons/blank.gif){kind=icon}
![[PARENTDIR]](/icons/back.gif){kind=icon}
![[ ]](/icons/compressed.gif){kind=icon}
| Name | Last modified | Size | Description |
|---|---|---|---|---|
| Parent Directory | - | ||
| xlnx,zynqmp-pcap-fpga.yaml.gz | 2025-04-07 10:05 | 466 | |
| xlnx,versal-fpga.yaml.gz | 2025-04-07 10:05 | 394 | |
| xilinx-zynq-fpga-mgr.yaml.gz | 2025-04-07 10:05 | 521 | |
| xilinx-slave-serial.txt.gz | 2025-04-07 10:05 | 783 | |
| xilinx-pr-decoupler.txt.gz | 2025-04-07 10:05 | 792 | |
| microchip,mpf-spi-fpga-mgr.yaml.gz | 2025-04-07 10:05 | 513 | |
| lattice-machxo2-spi.txt.gz | 2025-04-07 10:05 | 395 | |
| lattice-ice40-fpga-mgr.txt.gz | 2025-04-07 10:05 | 457 | |
| intel-stratix10-soc-fpga-mgr.txt.gz | 2025-04-07 10:05 | 244 | |
| fpga-region.txt.gz | 2025-04-07 10:05 | 5.3K | |
| fpga-bridge.txt.gz | 2025-04-07 10:05 | 244 | |
| altera-socfpga-fpga-mgr.txt.gz | 2025-04-07 10:05 | 321 | |
| altera-socfpga-a10-fpga-mgr.txt.gz | 2025-04-07 10:05 | 377 | |
| altera-pr-ip.txt.gz | 2025-04-07 10:05 | 216 | |
| altera-passive-serial.txt.gz | 2025-04-07 10:05 | 532 | |
| altera-hps2fpga-bridge.txt.gz | 2025-04-07 10:05 | 435 | |
| altera-freeze-bridge.txt.gz | 2025-04-07 10:05 | 373 | |
| altera-fpga2sdram-bridge.txt.gz | 2025-04-07 10:05 | 249 | |