Using Every Part of the Buffalo in Windows Memory Analysis*

Jesse D. Kornblum Principal Computer Forensics Engineer, ManTech SMA jesse.kornblum@mantech.com

Abstract

All Windows memory analysis techniques depend on the examiner's ability to translate the virtual addresses used by programs and operating system components into the true locations of data in a memory image. In some memory images up to 20% of all the virtual addresses in use point to so called "invalid" pages that cannot be found using a naive method for address translation. This paper explains virtual address translation, enumerates the different states of invalid memory pages, and presents a more robust strategy for address translation. This new method incorporates invalid pages and even the paging file to greatly increase the completeness of the analysis. By using every available page, every part of the buffalo as it were, the examiner can more accurately recreate the state of the machine as it existed at the time of imaging.

Keywords: Windows, memory analysis, forensics, invalid pages, prototype, pagefile

1 Introduction

Memory analysis is a relatively new area of computer forensics in which an examiner attempts to gather information from the the contents of a computer's memory as captured in a memory image. Information gleaned from memory images can include which processes were running, when they were started and by whom, what specific activities those processes were doing and the state of active network connections.

An integral part of memory analysis is the examiner's ability to translate the virtual addresses that programs and most operating system components use into the true locations of data in a memory image. Virtual addresses are an abstraction mechanism used by many operating systems to simplify the memory management system.

Until now the virtual address translation process relied on addresses pointing to data that was in main memory, used by only one program, not in transition and unmodified. Memory is divided into pages or frames of 0x1000 bytes each¹. When a page did not meet the above conditions, it was said to be "invalid" as it could nofst be used immediately by a program. Despite the name, these pages were still accessible to the operating system and thus ignoring them is a naive method for performing memory analysis. Incorporating these invalid pages creates a more complete picture and, to borrow a phrase, is like using every part of the buffalo [10]; taking full advantage of the available resources.

This paper demonstrates the methods for translating virtual addresses into physical locations even when they point to invalid pages. These pages can be located in a memory image and used during analysis. The paper starts with an introduction to virtual to physical address translation and describes the results of the translation process. Then the six kinds of invalid entries are described followed by a demonstration of how much more data can be retrieved from a memory image when the examiner considers both valid and invalid pages. Finally, some suggestions for future research are discussed.

^{*}This is the author's version of a work that was accepted for publication in Digital Investigation. Changes resulting from the publishing process, such as peer review, editing, corrections, structural formatting, and other quality control mechanisms may not be reflected in this document. Changes may have been made to this work since it was submitted for publication. A definitive version will be subsequently published in Digital Investigation at http://dx.doi.org/10.1016/j.diin.2006.12.002

 $^{^1\}text{Each}\,0x1000$ bytes of data constitute a 'page' when in memory and a 'frame' when on the disk.

2 Related Work

The modern era of Windows memory analysis began in 2005 with the DFRWS Memory Analysis Challenge [6]. The challenge presented two Windows 2000 memory images and asked researchers to answer a set of specific questions regarding malicious software and illicit activity on the system. Chris Betz along with George Garner and Robert-Jan Mora published detailed responses [2, 7], but neither paper discussed their address translation methodology.

Betz published his tool the following year [3] and was soon followed by Mariusz Burdach [4], Harlan Carvey [5], Andreas Schuster [14], Joe Stewart [15], and others [1, 16]. Unfortunately all of them used a naive method for address translation. Either an address was valid and the resulting data were used by the tool, or the address was invalid and ignored. In most cases, when data were unavailable the result was padded with zeros.

The FATKit framework [8] was the first to mention using the pagefile as a further source of data for memory analysis. That paper did not, however, mention the other invalid memory states described in this paper. Nicholas Maclean's thesis [9] discussed the invalid states and described a method to parse some of them correctly, but still ignored prototype entries.

3 Address Translation

Windows uses virtual addresses to abstract the memory storage system from the rest of the operating system and other programs. The operating system presents each program with a large private virtual address space. Each time a program references a virtual address, the operating system translates that virtual address into a physical location and accesses the requested data. The data could be in main memory or on the disk, but the operating system must find it and load it into memory before a program can use it. If necessary, the operating system loads data from the disk, resolves inconsistencies, and ensures the integrity of the system during these accesses. During memory analysis the examiner must accomplish this same translation process, but without the operating system's help.

The address translation process is slightly different be-

tween 32-bit and 64-bit operating systems and depending if Physical Address Extension (PAE) or Address Windowing Extensions (AWE) are enabled. These processes are detailed in [11] and are not addressed in this paper. For simplicity, this paper focuses entirely on 32-bit, or x86, operating systems where PAE and AWE are not enabled.

Address translation is generally a three stage procedure. Every process on a Windows system maintains a DirectoryTableBase variable. On a x86 systems this value is stored in the CR3 register when the process is running. This value contains the base address of the table of Page Directory Entries (PDE) for that process. For each virtual address being translated, a PDE is specified using a few bits from the original virtual address. The PDE is used to find the base address of a page of Page Table Entries (PTE). The specific PTE is designated using this base address and some more bits from the original virtual address. The PTE in turn points to the base address of the page in physical memory where the data is stored. The final address in physical memory is the base address of this page plus the remaining bits from the original virtual address.

The least significant bit in a PDE or PTE entry is the Valid or \vee bit. When this bit is one the entry is said to be 'valid' and bits 12-31 of the entry contain the Page Frame Number (PFN) used in the next part of the address translation process. In a PDE, the PFN points to the page containing the PTE entry. In a PTE, the PFN points to the page containing the memory indicated in the original virtual address. See Figure 1 for an example.

On the other hand, when the \vee bit is zero the entry is said to be 'invalid' and a different set of rules must be used to find the data in question. In this paper we are concerned with bit 10, the Prototype or P bit, and bit 11, the Transition or T bit. These bits are shown in Figure 2. The other bits in these entries are documented in [11] but beyond the scope of this paper.

4 Invalid PDE and PTE Values

Just because an entry is invalid doesn't mean that the data it references is inaccessible. After all, the original operating system had a method to access these data! The examiner can follow the same rules as the operating system to access the data in question. It is possible that the data




Figure 2: PDE and PTE bits relevant to address translation

had never been loaded into memory and are thus inaccessible to the examiner. That state, however, is provable and will be described in Sections 4.5. Regardless, each invalid PDE or PTE fits into one of six categories: Pagefile, Demand Zero, Transition, Prototype, Zero, or Unknown.

4.1 Pagefile

When Windows runs out of physical memory it stores pages in a paging file on the disk. If both the P and T bits in an invalid PTE or PDE entry are zero, the entry points to a frame in one of the paging files [9, 11]. The format for a Pagefile entry is shown in Figure 3. Windows can support up to 16 paging files, so the page file number, PageFileNumber, is given in bits 1-4. Note that [11] and others sometimes refer to the PageFileNumber as the PFN, creating confusion with the Page Frame Number in valid PDEs and PTEs. In this paper the abbreviation PFN only refers to the Page Frame Number.

The offset of the desired frame in the pagefile, PageFileOffset, is in bits 12-31 of the invalid entry. The true offset in the paging file is the value of bits 12-31 from the entry plus some bits from the original virtual address. Note that both PDEs and PTEs can point into the paging file and that the methods for finding the frame in question is different. For a PDE Pagefile entry, PageFileOffset uses bits 12-21, shifted right 12 places, from the original virtual address being referenced. For a Pagefile PTE entry, PageFileOffset uses bits 0-11 from the original virtual address. These equations are shown in Figure 4.

4.2 Demand Zero

Like a pagefile entry, Demand Zero entries have zeros in the T and P bits. But when the PageFileNumber and PageFileOffset are both zero, the operating system has marked the requested page as Demand Zero and would return any request for it with a page of zeros [11]. It is thus safe for the examiner to treat the requested page as containing nothing but zeros.

4.3 Transition

When the T bit in an entry is one and the P bit is zero, the page is said to be in Transition. This means that the page has been modified but not yet written back to the disk. It is currently on either the system's standby, modified, or modified-no-write lists [11]. (Note that although the description on page 441 of [11] is correct, the diagram is not.) The format for a Transition entry is shown in Figure 5. The examiner must be careful to also consider that large




Figure 3: Pagefile Page Table Entry

```
PTE_PageFileOffset = (pde_value & 0xfffff000) +
((virtual_address & 0x3ff000) >> 12)
Frame_PageFileOffset = (pte_value & 0xfffff000) +
(virtual_address & 0xfff)
```

Figure 4: Pagefile Offset Calculations

memory pages² can be in transition too! Even though a page was in transition, the page was still in active memory and can therefore be retrieved by an examiner. Just like a valid entry, the page frame number is given in bits 12-31 and can be used to continue the address translation process.

4.4 Prototype

In a PTE, when the P bit is one the entry is a pointer to a prototype page table entry. Note that when P is one the value of the T bit is part of the prototype's index number and has no bearing on the PTE's type. The P bit has no bearing on a PDE's type. The format for Prototype PTEs is shown Figure 6. The entry contains an index number that can be used to compute the virtual address of the prototype PTE.

Prototype PTEs are used when more than one process is using the same page in memory. Prototypes are created when the operating system needs to invalidate the page in question. The operating system authors wanted to avoid having to update all of the processes using the page each time the page is moved. Instead, they direct each process using the page to point to the same prototype. The prototype then points to the page's true location. When the page in question is moved, the operating system only has to update the one prototype. The PTE stored by each process acts like a shortcut or symbolic link to the true PTE.

When a prototype PTE is encountered, the kernel calls the function MiResolveProtoPteFault to resolve the page fault. By reverse engineering that function, the author determined that Windows stores Prototype PTEs in the system's paged area beginning at 0xe1000000. The reader can verify this by examining the relation of pointers as described on page 453 of [11]. The SectionObject structure in the EPROCESS structure (on Windows XP and above) points to a Segment structure that contains the address of the prototype PTEs for that object, namely the executable itself. The reader will see that these values always begin above 0xe1000000.

To find the virtual address of a Prototype PTE, the examiner should multiply the index number given in the invalid PTE by the size of a PTE, four bytes on an x86 system without PAE. Then add the result to the start of the system's paged area. This formula is shown in Figure 7. Note that the examiner may have to do another address translation to determine the true location of the prototype PTE itself! Care should be taken so that the analysis does not fall into an infinite loop of resolving prototype PTEs during this lookup process.

The author was also able to determine how the flags in a prototype PTE are handled. Each Prototype PTE should

 $^{^2 \}text{On non-PAE}$ systems, a regular memory page is 4KB. A large memory page is 4MB.




Figure 6: Prototype PTE entry

be in one of the six states listed below. The flags in the Protoytpe PTE are generally the same as a regular PTE except for the P bit. Obviously a Prototype PTE shouldn't refer to another Prototype PTE. Instead, the P bit is used to denote that the Prototype PTE points to a mapped file.

- 1. Active: The v bit is one. The page was in memory and can accessed using the Page Frame Number in the prototype PTE entry.
- 2. **Transition:** The \vee bit is zero and the \top bit is one. The page was in Transition, but can be accessed in the memory image using the Page Frame Number in the prototype PTE entry.
- 3. **Modified No-Write:** Like a transition prototype PTE, but the Dirty bit, bit six, is also one. The page can be accessed in the memory image using the Page Frame Number in the prototype PTE entry.
- 4. **Page File:** The V, T, and P bits are all zero. The data are stored in the page file. See Section 4.1.
- Demand Zero: The V, T, and P bits are zero along with the PageFileNumber and PageFileOffset. The page should be satisfied with all zeros.

6. **Mapped File:** The P bit is one. The operating system would retrieve the requested data from the original file on the disk. The author does not know how to use the value from these prototype PTEs. See Section 6.

4.5 Zero

If the entry is zero, there is no information available for the page in question. Specifically, the page has been committed, but has not yet been accessed [11]. That is, the operating system has allocated a page of physical memory for this page but has not read from or written to it. When encountering this situation, it is safe for the examiner to assume that the entire page is zeros. If a process has allocated memory but never accessed it, it would only contain the zeros that the operating system provided.

4.6 Unknown

There are still some values that do not fit the rules above. For example, if a PTE appears to point to a pagefile entry, but the PageFileNumber is an invalid value (e.g. on a system with one page file, PageFileNumber is 8). Figure 7: Prototype PTE Address Calculation

5 Using Invalid Pages

For this paper the author created a tool that collected information similar to the writeups for the DFRWS Memory Analysis Challenge [2, 7]. The tool also recovered executables, DLLs, and drivers, using the method described in [13, 18]. The tool also allowed the author to use two different methods of address translation. The naive method of address translation identified valid PDE and PTE entries, zeroed entries, and classified all other entries as unknown. Although technically zeroed entries are invalid, the naive method of address translation still supplies the examiner the same result as a more robust method: a page full of zeros. As such, the author included zeroed entries in the naive mode as they are technically handled correctly.

The tool had a second, more robust configuration that used the information in invalid PDE and PTE to locate data in the memory images. Prototype PTE entries were examined and, if valid, used. Prototypes that referred to mapped files were noted, but as described above, could not be parsed. Entries marked as in transition were assumed to still be in main memory and used. Entries that referred to the pagefile were noted, and if the page file was available, used.

The author ran the tool against the two memory images distributed with the DFRWS Challenge and recorded the results of the address translation process. One value was recorded for resolving the PDE and one value was recorded for resolving the PTE. Note that it is possible to have an odd number of values if the PDE could be resolved but the PTE could not (e.g. if the PDE referred to a frame in the paging file which was not available).

The data from the naive translation method are given in Table 1 and the data using the robust method are given in Table 2. Neither image had any Demand Zero entries, so they are not shown. In the second table, the Prototype column refers to prototype PTEs that pointed to active pages in memory.

By summing the Valid, Prototype, and Transition columns in Table 2, we can compute the total number of

entries recoverable by the examiner for analysis. For the DFRWS-1 image, there were 75,267 recoverable entries, or 12,131 more entries than were found using the naive translation. For the DFRWS-2 image, the recovered total was 100,790 entries, or 14,034 entries more than using the naive translation. Using the robust method gave the examiner 19.21% and 16.18% more recoverable entries in the DFRWS-1 and DFRWS-2 images, respectively.

5.1 Analysis

The author was surprised by the increase in the number of Valid pages when using the robust address translation procedure. This gain probably came from valid PTEs with PDEs that had been marked as being in transition. Although they could not be read using the naive method, they were able to be processed with the more robust rule set.

It should be noted that some of those entries are surely repeated. For example, most processes use a number of basic system libraries like ntdll.dll. By including that same DLL in the recovery procedure for each process running on the system, the same DLL will be recovered multiple times. So the actual gain from using the robust translation method may not be as much as 19%, but it is still considerable.

6 Future Work

This paper has attempted to expand the amount of information available to an examiner conducting Windows memory analysis. Although demonstrating that more information is available when using robust address translation, there are still many opportunities to increase the amount of recoverable data in a memory image.

6.1 Using the Pagefile

Even more pages could have been recovered if the examiner had access to the pagefile for each system. Frames

Table 1: PTE and PDE entries using Naive Address Translation

Image	Valid	Zero	Unknown	Total
DFRWS-1	63,136	34,431	8,799	106,366
DFRWS-2	86,756	47,547	6,739	141,042

Table 2: PTE and PDE entries using Invalid Values in Address Translation

Image	Valid	Zero	Prototype	Mapped File	Pagefile	Transition	Unknown	Total
DFRWS-1	72,295	36,005	1,956	1,525	1,995	1,016	3,952	118,744
DFRWS-2	98,852	51,877	1,347	1,606	413	591	4,733	159,419

stored in the pagefile would immediately be accessible. In addition, using the pagefile might also allow the examiner to use more information already present in the memory image. A virtual address may reference a PDE that points to a PTE in the paging file even though the physical page in question is in main memory. Such a page would be inaccessible under naive translation under any circumstances and even when using robust translation unless the pagefile was also available.

Furthermore, some crucial information to module recovery is located in the first page of the module. The number of sections, their locations and offsets are all in this first page. Without the first page, the examiner can recover a number of bytes equal to the total size of the module, but won't recover the module correctly. If the module's first page was in the paging file, which happened a few times in the DFRWS images, recovering the rest of the module properly was not possible.

In order to use the pagefile effectively, however, it must be acquired at the same time of memory acquisition. By default, Windows uses only one paging file, %SystemDrive%\pagefile.sys, but the true locations and filenames for paging files should be found using the registry [12]. Capturing these pagefiles is difficult on a live system as traditional file copying utilities cannot open them. The files are in use by the operating system and may not be opened by another process. To copy a paging file the examiner can use a program to parse the raw file system. It would be beneficial for first responders to have a program to capture both physical memory and the paging file in one step.

When working with a virtualized environment like VMWare [17], however, the examiner can suspend the guest operating system and capture both memory and the paging file at her leisure. The contents of physical memory are usually written to a file (e.g. A .vmem file under VMWare). To acquire the pagefile, the examiner can mount the drive from the system in question in another guest operating system and copy the pagefile. The examiner must be careful to mount the drive in non-persistent mode so that no changes are made to the source drive. Making changes on the source drive makes it difficult to restart the suspended virtual machine.

At this time the author does not know if the amount of additional information gathered from the pagefile would be worth modifying incident response procedures to gather the required data. Further, the inevitable delay, no matter how slight, between capturing a memory image and the paging file may create inconsistencies between the two that frustrate an analysis. That is, data in main memory might refer to items in the pagefile that were no longer in the pagefile when it was captured.

6.2 Other Issues

The author has not determined how the operating system retrieves data from prototype PTE entries that refer to mapped files. Reverse engineering the function MiResolveMappedFileFault may yield some information, but further work may be needed to determine if an examiner can use this information, in conjunction with the appropriate filesystem, to recover the data in question.

The thousands of still unknown PDE and PTE values found in the DFRWS memory images are troubling. The author did not determine if these values represent evidence of the malware present on the system or are a normal part of the operating system. It is possible that these values contain some meaningful information, but the author has not researched this question.

Finally, this paper has focused entirely on 32-bit operating systems without PAE or AWE enabled. Although a similar technique for using invalid PDEs and PTEs can easily be applied to PAE systems, the performance gain for doing so is unknown. Similarly, the author does not know if the analysis of AWE or 64-bit systems would benefit from using invalid entries. Additional work will be required to apply this new technique to those operating systems.

7 Conclusion

This paper has demonstrated that the completeness of Windows memory analysis is significantly improved when using robust address translation. Naive address translation methods have worked to date, but are not adequate for a rigorous analysis. Furthermore, robust address translation allows examiners to make use of the paging file for the first time. Using the techniques described in this paper, examiners should be able to recover more data from each memory image and create a more complete picture during their analyses.

8 Acknowledgments

The author will forever be indebted to Mark Russinovich and David Solomon for their excellent book *Microsoft Windows Internals*. Not only was the information invaluable, but the figures in this paper were derived from those found in chapter seven. This paper would not have been possible without in-depth discussions with Harlan Carvey, Andreas Schuster, and Mariusz Burdach. Additional technical information provided by Eugene Libster, E–, Nicole Donnely and Robert Hansen. Proofreading was assisted by Adrienne Hollister. Special thanks to S–. Thanks also to H– and ManTech SMA for providing the time and resources to conduct this research.

9 About the Author

Jesse D. Kornblum is a Principal Computer Forensics Engineer for ManTech SMA's Computer Forensics and Intrusion Analysis Division. Based in the Washington DC area, his research focuses on computer forensics and computer security. He has authored a number of computer forensics tools including ssdeep, the context triggered piecewise hashing program, and md5deep, the widely used suite of cryptographic hashing programs. Mr. Kornblum believes that his dog Zoey is smarter than your dog. You can send him mail at jesse.kornblum@mantech. com.

References

- [1] Agile Risk Management. Nigilant32 for first responders: Active memory imaging, 2006. http://www.agilerm.net/publications_4.html.
- [2] Chris Betz. DFRWS 2005 challenge report. In DFRWS Memory Analysis Challenge. Digital Forensic Research Workshop, 2005. http://dfrws.org/2005/challenge/ChrisBetz-DFRWSChallengeOverview.html.
- [3] Chris Betz. Memparser, 1.0 edition, July 2006. http://sourceforge.net/projects/memparser/.
- [4] Mariusz Burdach. An introduction to the windows memory forensic, 2005. http://forensic.seccure. net/pdf/introduction_to_windows_memory_forensic.pdf.
- [5] Harlan Carvey. LiSt process image, July 2006. http://windowsir.blogspot.com/2006/07/ list-process-image-upload.html.
- [6] Digital Forensic Research Workshop. DFRWS Memory Analysis Challenge, 2005. http://dfrws.org/2005/ challenge/index.html.
- [7] George Garner jr and Robert-Jan Mora. Preliminary analysis of 2005 DFRWS forensic challenge. In DFRWS Memory Analysis Challenge. Digital Forensic Research Workshop, 2005. http://dfrws.org/2005/ challenge/rossettoecioccolato-DFRWSChallengeOverview.pdf.
- [8] Nick Petroni jr, AAron Walters, Timothy Fraser, and William Arbaugh. FATKit: A framework for the extraction and analysis of digital forensic data from volatile system memory. *Digital Investigation*, 3(4):197–210, December 2006.
- [9] Nicholas P. Maclean. Acquisition and analysis of windows memory. Master's thesis, University of Strathclyde, 2006. http://www.cis.strath.ac.uk/~nimaclea/fi/reports/windows_memory.pdf.
- [10] Thomas E. Mails. The Mystic Warriors of the Plains: The Culture, Arts, Crafts and Religion of the Plains Indians. Marlowe & Company, 1972.
- [11] Mark Russinovich and David Solomon. *Microsoft Windows Internals*. Microsoft Press, Redmond, Washington, fourth edition, 2005.
- [12] Paul Sanna. Windows 2000 Registry. Prentice Hall, 2001. online at http://www.microsoft.com/technet/ prodtechnol/windows2000serv/maintain/featusability/systeman.mspx.
- [13] Andreas Schuster. Reconstructing a binary, April 2006. http://computer.forensikblog.de/en/2006/ 04/reconstructing_a_binary.html.
- [14] Andreas Schuster. Searching for processes and threads in microsoft windows memory dumps. Digital Investigation, 3(S):10–16, August 2006. http://dfrws.org/2006/proceedings/2-Schuster.pdf.
- [15] Joe Truman. Truman the reusable unknown malware analysis net, 2006. http://www.lurhq.com/truman.
- [16] Tim Vidas. Forensic analysis of volatile memory stores. NEbraskaCERT Conference, August 2006. http: //www.certconf.org/presentations/2006/files/RB3.pdf.
- [17] VMWare. Vmware virtualization products. http://www.vmware.com/.
- [18] AAron Walters. Fatkit: Detecting malicious library injection and upping the "anti". Technical report, 4TΦ Research Laboritories, July 2006. http://www.4tphi.net/fatkit/papers/fatkit_dll_rc3.pdf.